PCT/US97/18911

269

8

 $B1_{M_N} = 4^N B1_{M_N} - \sum_{n=0}^{N-1} 4^n$ 

9

$$B2_{M_N} = \sum_{n=0}^N 4^n$$

10 : and

in a fourth row a third break point B3 of a third incrementation sequence is determined by the relationship

12 13

1

2

3

4 5

6

7

8

9

10 11

12

13

14

1

2

1

2

11

$$B3_{M_N} = 2 \times 4^N \div 2$$

- wherein M<sub>N</sub> represents the memory of an Nth stage of said FFT processor.
  - 8. The receiver according to claim 1, further comprising channel estimation and correction circuitry comprising:

pilot location circuitry receiving a transformed digital signal representing a frame from said FFT processor for locating pilot carriers therein, wherein said pilot carriers are spaced apart in a carrier spectrum of said transformed digital signal at intervals K and have predetermined magnitudes, said pilot location circuitry comprising:

a first circuit for computing an order of carriers in said transformed digital signal modulo K;

K accumulators coupled to said second circuit for accumulating magnitudes of said carriers in said transformed digital signal, said accumulated magnitudes defining a set; and

a correlation circuit for correlating K sets of accumulated magnitude values with said predetermined magnitudes, wherein a first member having a position calculated modulo K in each of said K sets is uniquely offset from a start position of said frame.

- 9. The receiver according to claim 8, wherein said pilot location circuitry further comprises a bit reversal circuit for reversing a bit order of said transformed digital signal.
- 1 10. The receiver according to claim 7, wherein said magnitudes of said carriers 2 and said predetermined magnitudes are amplitudes.
  - 11. The receiver according to claim 7, wherein said magnitudes of said carriers and said predetermined magnitudes are absolute values.

	270
1	12. The receiver according to claim 7, wherein said correlation circuitry further
2	comprises a peak tracking circuit for determining a spacing between a first peak and a
3	second peak of said K sets of accumulated magnitudes.
1	13. The receiver according to claim 7, wherein said channel estimation and
2	correction circuitry further comprises:
3	an interpolating filter for estimating a channel response between said pilot
4	carriers; and
5	a multiplication circuit for multiplying data carriers output by said FFT processor
6	with a correction coefficient produced by said interpolating filter.
1	14. The receiver according to claim 7, wherein said channel estimation and
2	correction circuitry further comprises
3	a phase extraction circuit accepting a data stream of phase-uncorrected I and Q
4	data from said FFT processor, and producing a signal representative of a phase angle
5	of said uncorrected data, said phase extraction circuit including an accumulator for
6	accumulating the phase angles of succeeding phase-uncorrected I and Q data.
1	15. The receiver according to claim 14, said channel estimation and correction
2	circuitry further comprises:
3	an automatic frequency control circuit coupled to said phase extraction circuit
4	and said accumulator, comprising;
5	a memory for storing an accumulated common phase error of a first symbol
6	carried in said phase-uncorrected I and Q data;
7	wherein said accumulator is coupled to said memory and accumulates a
8	difference between a common phase error of a plurality of pilot carriers in a second
9	symbol and a common phase error of corresponding pilot carriers in said first symbol;
10	an output of said accumulator being coupled to said I/Q demodulator.
1	16. The receiver according to claim 15, wherein said coupled output of said
2	accumulator is enabled in said I/Q demodulator only during reception of a guard interval
3	therein.
1	17. The receiver according to claim 14, said channel estimation and correction

circuitry further comprises an automatic sampling rate control circuit coupled to said

2 3

phase extraction circuit, comprising:

4 5

6

7

8

9

10 11

12

1

2 3

1

2 3

1

2

3

1 2

3 4

5

6

3

4 5

a memory for storing accumulated phase errors of pilot carriers in a first symbol carried in said phase-uncorrected I and Q data;

wherein said accumulator is coupled to said memory and accumulates differences between phase errors of pilot carriers in a second symbol and phase errors of corresponding pilot carriers in said first symbol to define a plurality of accumulated intersymbol carrier phase error differentials, a phase slope being defined by a difference between a first accumulated intersymbol carrier phase differential and a second accumulated intersymbol carrier phase differential;

an output of said accumulator being coupled to said I/Q demodulator.

- 18. The receiver according to claim 17, wherein said sampling rate control circuit stores a plurality of accumulated intersymbol carrier phase error differentials and computes a line of best fit therebetween.
- 19. The receiver according to claim 17, wherein said coupled output signal of said accumulator is enabled in said resampling circuit only during reception of a guard interval therein.
- 20. The receiver according to claim 17, wherein a common memory for storing output of said phase extraction circuit is coupled to said automatic frequency control circuit and to said automatic sampling rate control circuit.
- 21. The receiver according to claim 14, wherein said phase extraction circuit further comprises:

a pipelined circuit for iteratively computing the arctangent of an angle of rotation according to the series

$$\tan^{-1}(x) = x - \frac{x^3}{3} + \frac{x^5}{5} - \frac{x^7}{7} + \frac{x^9}{9} - \dots, |x| < 1$$
 wherein x is a ratio of said phase-uncorrected I and Q data.

22. The receiver according to claim 21, wherein said pipelined circuit comprises: 1 2 a constant coefficient multiplier; and

a multiplexer for selecting one of a plurality of constant coefficients of said series, an output of said multiplexer being connected to an input of said constant coefficient multiplier.

1

23. The receiver according to claim 21, wherein said pipelined circuit comprises:

2	· a multiplier;
3	a first memory for storing the quantity $x^2$ , said first memory being coupled to a
4	first input of said multiplier;
5	a second memory for holding an output of said multiplier; and
6	a feedback connection between said second memory and a second input of said
7	multiplier.
1	24. The receiver according to claim 21, wherein said pipelined circuit further
2	comprises:
3	a third memory for storing a value of said series;
4	a control circuit, coupled to said third memory, wherein said pipeline circuit
5	computes N terms of said series, and said pipeline circuit computes N+1 terms of said
6	series, wherein N is an integer;
7	an averaging circuit coupled to said third memory for computing an average of
8	said N terms and said N+1 terms of said series.
1	25. The receiver according to claim 1, wherein data transmitted in a pilot carrier
2	of said multicarrier signal is BCH encoded according to a code generator polynomial
3	h(x), further comprising:
4	a demodulator operative on said BCH encoded data;
5	an iterative pipelined BCH decoding circuit, comprising:
6	a circuit coupled to said demodulator for forming a Galois Field of said
7	polynomial, and calculating a plurality of syndromes therewith;
8	a plurality of storage registers, each said storage register storing a
9	respective one of said syndromes;
10	a plurality of feedback shift registers, each said feedback shift register
11	accepting data from a respective one of said storage registers and having an
12	output;
13	a plurality of Galois field multipliers, each said multiplier being connected
14	in a feedback loop across a respective one of said feedback shift registers and
15	multiplying the output of its associated feedback shift register by an alpha value
16	of said Galois Field;
17	an output Galois field multiplier for multiplying said outputs of two of said
18	feedback shift registers:

19	an error detection circuit connected to said feedback shift registers and
20	said output Galois field multiplier, wherein an ouput signal of said error detection
21	circuit indicates an error in a current bit of data; and
22	a feedback line enabled by said error detection circuit and connected to
23	said storage registers, wherein outputs of said feedback shift registers are written
24	into said storage registers.
1	26. The receiver according to claim 25, wherein said output Galois field multiplier
2	comprises:
3	a first register initially storing a first multiplicand A;
4	a constant coefficient multiplier connected to said register for multiplication by a
5	value a, an output of said constant coefficient multiplier being connected to said first
රි	register to define a first feedback loop, whereby in a kth cycle of clocked operation said
7	first register contains a Galois field product $A\alpha^k$ ;
8	a second register for storing a second multiplicand B;
9	an AND gate connected to said second register and to said output of said
10	constant coefficient multiplier;
11	an adder having a first input connected to an output of said AND gate;
12	an accumulator connected to a second input of said adder; wherein an output of
13	said adder is connected to said accumulator to define a second feedback loop;
14	whereby a Galois field product AB is output by said adder.
1	27. A method for estimation of a frequency response of a channel, comprising the
2	steps of:
3	receiving from a channel a multicarrier signal having a plurality of data carriers
4	and scattered pilot carriers, said scattered pilot carriers being spaced apart at a first
5	interval N and being transmitted at a power that differs from a transmitted power of said
6	data carriers;
7	converting said multicarrier signal to a digital representation thereof;
8	performing a Fourier transform on said digital representation of said multicarrier
9	signal to generate a transformed digital signal;
10	reversing a bit order of said transformed digital signal to generate a bit-order
11	reversed signal;
12	cyclically accumulating magnitudes of carriers in said bit-order reversed signal
13	in N accumulators;
14	correlating said accumulated magnitudes with said power of said scattered pilot
15	carriers;


16 17	responsive to said step of correlating, generating a synchronizing signal that identifies a carrier of said multicarrier signal.
17	defitines a carrier of said friditioarrier signal.
1	28. The method according to claim 27, wherein said step of accumulating
2 .	magnitudes comprises the steps of:
3	adding absolute values of a real component of said bit-order reversed signal to
4	respective absolute values of imaginary components thereof to generate sums;
5	respectively storing said sums in said accumulators.
1	29. The method according to claim 27, wherein said step of correlating said
2	accumulated magnitudes further comprises the step of:
3	identifying a first accumulator having a highest value stored therein representing
4	a first carrier position.
1	30. The method according to claim 29, wherein said step of correlating said
2	accumulated magnitudes further comprises the steps of:
3	identifying a second accumulator having a second highest value stored therein
4	representing a second carrier position; and
5	determining an interval between said first carrier position and said second carrier
6	position.
1	31. The method according to claim 27, further comprising the steps of:
2	comparing a position of a carrier of a first symbol in said bit-order reversed signal
3	with a position of a carrier of a second symbol therein.
1	32. The method according to claim 27, further comprising the steps of:
2	interpolating between pilot carriers to determine correction factors for respective
3	intermediate data carriers disposed therebetween; and
4	respectively adjusting magnitudes of said intermediate data carriers according
5	to said correction factors.
1	33. The method according to claim 27, further comprising the steps of:
2	determining a mean phase difference between corresponding pilot carriers of
3	successive symbols being transmitted in said transformed digital signal; and
4	generating a first control signal responsive to said mean phase difference; and
5	responsive to said first control signal adjusting a frequency of reception of said
6	multicarrier signal.


comprises computing a line of best fit.


7	34. The method according to claim 33, further comprising the steps of:
8	determining a first phase difference between a first data carrier of a first symbol
9	in said transmitted data carrier and said first data carrier of a second symbol therein;
10	determining a second phase difference between a second data carrier of said first
11	symbol and said second data carrier of said second symbol; and
12	determining a difference between said first phase difference and said second
13	phase difference to define a phase slope between said first data carrier and said second
14	data carrier;
15	generating a second control signal responsive to said phase slope; and
16	responsive to said second control signal adjusting a sampling frequency of said
17	multicarrier signal.
18	35. The method according to claim 34, wherein said step of determining a

difference between said first phase difference and said second phase difference

19 20









@ PERTURBED SAMPLES


FIG.5


X IDEAL CONSTELLATION SAMPLES


























FIG. 12












FIG.16

WO 98/19410 PCT/US97/18911





15/48





FIG.19









FIG.21





**FIG.22** 




WO 98/19410 PCT/US97/18911

















22/48




23/48


-1G.28E






25/48









WO   WO   WO   WO   WO   WO   WO   WO	
	FIG. 32
WO         WO         WO           W24         W26         W28         W30           W12         W13         W14         W15           W36         W39         W42         W45           W0         W0         W0         W0           W44         W45         W46         W47           W132         W135         W141         W158           W0         W0         W0         W0           V152         W154         W156         W158           V76         W77         W78         W79           W0         W0         W0         W0           V216         W218         W220         W222           V108         W109         W110         W111           V324         W327         W330         W333	FIG
WO         WO         WO           W24         W26         W28           W12         W13         W14           W36         W39         W42           W88         W30         W9           W44         W45         W46           W132         W135         W138           W0         W0         W0           V152         W154         W156           V20         W7         W78           V20         W0         W0           V216         W231         W234           W216         W218         W220           V108         W109         W110           V324         W327         W330	
W0 W0 W0 W0 W12 W13 W39 W36 W39 W36 W39 W36 W39 W132 W135 W135 W152 W152 W152 W152 W152 W152 W152 W15	
W W W W W W W W W W W W W W W W W W W	
w0 w11 w33 w33 w43 w43 w129 w129 w150 w0 w0 w150 w214 w214 w107	
w w w w w w w w w w w w w w w w w w w	
w0         w0         w0         w0         w0           w12         w14         w16         w18         w20         w22           w6         w7         w8         w9         w10         w11           w18         w21         w24         w27         w30         w33           w0         w0         w0         w0         w0         w0           w76         w78         w80         w82         w84         w86           w38         w39         w40         w0         w0         w0           w0         w0         w0         w0         w0         w0           w144         w177         w120         w123         w126         w129           w0         w0         w0         w0         w0         w0           w140         w142         w144         w146         w148         w150           w210         w21         w2         w0         w0         w0         w0           w0         w0         w0         w0         w0         w0         w0           w20         w0         w0         w0         w0         w0         w0 <tr< td=""><td>FIG. 32A</td></tr<>	FIG. 32A
w0         w0         w0           w16         w18         w9           w8         w9         w27           w80         w82         w82           w40         w41         w41           w120         w123         w123           w216         w219         w219           w208         w210         w0           w104         w105         w315           w312         w315         w315	FIG.
w w w w w w w w w w w w w w w w w w w	
w0         w0         w0           w12         w14         w16           w6         w7         w8           w18         w21         w24           w0         w0         w0           w76         w78         w80           w76         w78         w40           w0         w0         w0           w114         w117         w120           w70         w71         w72           w210         w213         w216           w204         w206         w208           w102         w103         w104           w306         w309         w312	
w0         w0         w0           w6         w8         w10           w3         w4         w5           w9         w12         w15           w70         w72         w74           w35         w36         w37           w105         w108         w111           w0         w0         w0           w134         w136         w69           w67         w68         w69           w198         w200         w202           w198         w200         w202           w99         w100         w101           w99         w100         w303           w297         w300         w303	
330 W0 W0 W0 W4 W6 W8 W2 W3 W4 W6 W9 W12 W34 W35 W36 W102 W105 W108 W102 W105 W108 W132 W134 W136 W6 W67 W68 W6 W67 W68 W198 W201 W204 W196 W198 W200 W196 W198 W200 W196 W198 W200 W196 W198 W200 W196 W198 W200	
330- W0 W4 W68 W68 W68 W132 W132 W198 W898 W998	
W0 M0 M3 M3 M30 M0	
W0 W0 W0 W32 W64 W192 W192 W192 W36 W288	

				l				٦.					l				
0M	W <sup>62</sup>	W <sup>31</sup>	W <sub>93</sub>	0	w126	w63	w189		MΩ	w <sup>190</sup>	<sub>M95</sub>	w285		M	w254	w127	w <sup>381</sup>
0/	09 <sup>M</sup>	w <sup>30</sup>	06 <sup>M</sup>	0,4	w124	w62	w186 w189		M <sub>0</sub>	W188	W94	w282		D <sub>M</sub>	<sub>W</sub> 252	w126	W <sup>378</sup>
OW	w58	w <sup>29</sup>	W87	O <sub>M</sub>	w122	w <sub>61</sub>			0,0	W <sup>186</sup>	W <sub>93</sub>	w <sup>279</sup>	c	<u>}</u>	W250	w125	w375
0,0	w <sub>56</sub>	W <sup>28</sup>	W84	0^M	w120	09 <sup>M</sup>	w 180	ìr	0,0	w184	W92	w <sup>276</sup>	<	Q <sub>M</sub>	w248	w124	w372
0,M	W <sup>54</sup>	W27	<sub>W</sub> 81	0/1	W118	w59	w177		0 <sub>W</sub>	W182 W184 W186	w <sup>91</sup> w <sup>92</sup>	w273		MΩ	w246	w123	<sub>W</sub> 369
0М	w <sup>52</sup>	W26	w <sup>78</sup>	0/M	w112 w114 w116	w58	150 W153 W156 W159 W162 W165 W168 W171 W174 W177 W180 W183		0,	w180	06M	W267 W270 W273 W276 W279	٥	MO	w244 w246 w248	W114 W115 W116 W117 W118 W119 W120 W121 W122 W123 W124 W125	w342 w345 w348 w351 w354 w357 w360 w363 w366 w369 w372 w375 w378 w381
0,0	W <sub>20</sub>	W <sup>25</sup>	w <sup>75</sup>	0/1	w114	w57	w171		0/M	W178	W88 W89 W90	w <sup>267</sup>	٥	٥	W242	w121	w <sup>363</sup>
0/M	W <sup>48</sup>	W <sup>24</sup>	w72	9	w112	w56 w57	w168		M <sub>0</sub>	W176	W88	w <sup>264</sup>		0 <b>M</b>	W240	w120	w360
OM	w46	w23	69 <sup>M</sup>	0/11	3 w 110	w55	W165		0Μ	W174	W87	W <sup>261</sup>		O <sub>M</sub>	W238	w119	w <sup>357</sup>
0,	W <sup>44</sup>	w22	<sub>M</sub> 66	0,4	w108	w54	w162		0M	w172	98 <sup>M</sup>	w258		o M	w236	w118	w354
0M	W <sup>42</sup>	W21	W63	0/11	w106	w53 w54	W159		0_M	w170	w85 w86	W255		O.M	W234	W117	w351
0M	W40	W20	M <sub>60</sub>	0/11	w104	w52	w156		0 <sub>M</sub>	W164 W166 W168 W170 W172 W174 W176 W178 W180	W84	<sub>W</sub> 252		0,0	W232	w116	w348
0М	W <sup>38</sup>	W 19	w <sup>57</sup>	0/11	0 w 102	w51	W153		O <sub>M</sub>	W 166	W83			0/	W230	W115	w345
0/M	W36	W 18	W <sup>54</sup>	0,	w <sub>w</sub> 100	120	:  ≥		0,0	W164	W82 W83	w <sup>246</sup>		0/	W228	w114	w <sup>342</sup>
0/	W <sup>34</sup>	V17	W51	0,		w <sup>49</sup>	w147		0М	W162	W81	W243		00	W226	w113	w339
0/	w32	w16	w48	0,,,	96/11	w48	W144 W147		0,0	w160	<sub>W</sub> 80	w240		0 <sub>M</sub>	w224	w112	w336 w339


FIG 32B




111 38 111	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	<sub>B2</sub> FIG. 33B
0 w0 w0 w0 w0 0 w0 w2 w4 w6 0 w0 w1 2 3 0 w0 w1 2 3 0 w0 w1 2 3 0 w0 w0 w6 w9 0 w0 w3 w6 w9 0 w0 w0 w0 w0 112 113 114 115 15 32 34 35 36 86 64 w57 w18 19 19 16 17 18 18 19 19 43 48 w51 w57 w67 80 81 w57	




WO 98/19410 PCT/US97/18911








**FIG.36** 


WO 98/19410 PCT/US97/18911

















FIG. 43








FIG. 44

















BNSDCCID: <WO\_\_\_9819410A2\_I\_>




FIG.52




FIG.53





FIG.54








FIG.56







#### INTERNATIONAL APPLICATION PUBLISH ... UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

H04L 27/26, G06F 17/14, H04L 1/00

(11) International Publication Number:

WO 98/19410

(43) International Publication Date:

7 May 1998 (07.05.98)

(21) International Application Number:

PCT/US97/18911

A3

(22) International Filing Date:

22 October 1997 (22.10.97)

(30) Priority Data:

9622728.5 9720550.4 31 October 1996 (31.10.96) GB

26 September 1997 (26.09.97) GB

(71) Applicant: DISCOVISION ASSOCIATES [US/US]; Suite 200, 2355 Main Street, P.O. Box 19616, Irvine, CA 92623 (US).

(72) Inventors: ALAM, Dawood; 15 Westbury Park, Durdham Down, Bristol BS6 7JA (GB). COLLINS, Matthew, James; Flat 1, 4 New King Street, Bath BA1 2BN (GB). DAVIES, David, Huw; 6 Glen Brook, Glen Drive, Stoke Bishop, Bristol BS9 1SB (GB). KEEVILL, Peter, Anthony; 7 Junction Road, Oldfield Park, Bath BA2 3NQ (GB). NOLAN, John, Matthew; 19 The Firs, Combe Down, Bath, Somerset BA2 5ED (GB). FOXCROFT, Thomas; 52B Pembroke Road, Clifton, Bristol BS8 3DT (GB). PARKER, Jonathan; 66 Third Avenue, Oldfield Park, Bath BA2 3NZ (GB).

(74) Agent: BICKEL, Arthur, S.; Suite 200, 2355 Main Street, P.O. Box 19616, Irvine, CA 92623 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

#### Published


With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(88) Date of publication of the international search report:

27 August 1998 (27.08.98)

(54) Title: SINGLE CHIP VLSI IMPLEMENTATION OF A DIGITAL RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING



#### (57) Abstract

The invention provides a single chip implementation of a digital receiver for multicarrier signals that are transmitted by orthogonal frequency division multiplexing. Improved channel estimation and correction circuitry are provided. The receiver has highly accurate sampling rate control and frequecy control circuitry. BCH decoding of tps data carriers is achieved with minimal resources with an arrangement that includes a small Galois field multiplier. An improved FFT window synchronization circuit is coupled to the resampling circuit for locating the boundary of the guard interval transmitted with the active frame of the signal. A real-time pipelined FFT processor is operationally associated with the FFT window synchronization circuit and operates with reduced memory requirements.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	Œ	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	ΚZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	· SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

Inter\_\_nal Application No PCT/US 97/18911

A. CLASSIF IPC 6	FICATION OF SUBJECT MATTER H04L27/26 G06F17/14 H04L1/00		-
According to	International Patent Classification (IPC) or to both national classification	on and IPC	
B. FIELDS	SEARCHED		
Minimum do	cumentation searched (classification system followed by classification $H04L$ .	symbols)	
Documentat	ion searched other than minimum documentation to the extent that suc	th documents are included in the fields sea	rched .
Electronic da	ata base consulted during the international search (name of data base	and, where practical, search terms used)	
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relev	ant passages	Relevant to claim No.
Y	EP 0 730 357 A (TELIA AB) 4 Septe see abstract see figure 1 see figure 10	mber 1996	1,4
Α	see rigure 10		2
Υ	US 4 300 229 A (HIROSAKI BOTARO) November 1981 see abstract see column 15, line 15 - line 32;		1,4
Α	see column 39, line 59 - line 60		
A	EP 0 653 858 A (TOKYO SHIBAURA EL CO) 17 May 1995 see abstract see figure 5	ECTRIC	1,2
		-/	
X Furt	ther documents are listed in the continuation of box C.	Patent family members are listed	in annex.
	ategories of cited documents :	T later document published after the inte	
consi	ent defining the general state of the art which is not dered to be of particular relevance document but published on or after the international	or priority date and not in conflict with cited to understand the principle or th invention	the application but early underlying the
filing the filling		<ul> <li>"X" document of particular relevance; the cannot be considered novel or cannot involve an inventive step when the document of particular relevance; the cannot be considered to involve an in</li> </ul>	t be considered to cument is taken alone claimed invention
other	nent referring to an oral disclosure, use, exhibition or means nent published prior to the international filing date but than the priority date claimed	document is combined with one or m ments, such combination being obvid in the art.  *&* document member of the same patent	ore other such docu- ous to a person skilled
	a actual completion of the international search	Date of mailing of the international sec	
	5 March 1998	0 7. 07.	98
Name and	mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer	
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Koukourlis, S	

Form PCT/ISA/210 (second sheet) (July 1992)

2

Inter anal Application No
PCT/US 97/18911

0.40	A DOCUMENTO COMPANYO	PCT/US 97/18911
ategory °	ation) DOCUMENTS CONSIDERED TO BE RELEVANT  Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
		•
1	WIRELESS PERSONAL COMMUNICATIONS, vol. 2, no. 4, 1 January 1996, pages 321-334, XP000589621 WYATT-MILLINGTON W ET AL: "A PIPELINED IMPLEMENTATION OF THE WINOGRAD FFT FOR SATELLITE ON-BOARD MULTI-CARRIER DEMODULATION" see page 321, paragraph 2 - paragraph 3	1
<b>\</b>	WO 95 03656 A (TELIA AB ;ISAKSSON MIKAEL (SE); ENGSTROEM BO (SE)) 2 February 1995 see abstract see page 7, line 15 - line 20 see figure 4	1
A	WO 96 24989 A (ADC TELECOMMUNICATIONS INC) 15 August 1996 see page 61, line 26 - page 62, line 6 see page 84, line 4 - page 85, line 9 see figures 11,27	
A	EP 0 722 235 A (MATSUSHITA ELECTRIC IND COLTD) 17 July 1996 see figure 2	1
A	EP 0 689 314 A (NOKIA TECHNOLOGY GMBH) 27 December 1995 see figure 2	1
		-

2

International application No.

PCT/US 97/18911

Box i Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)
This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2. Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
Claims Nos.:  because they are dependent claims and are not cirafted in accordance with the second and third sentences of Rule 6.4(a).
Box If Observations where unity of invention is tacking (Continuation of item 2 of first sheet)
This International Searching Authority found multiple inventions in this international application, as follows:  1-4: Receiver for multicarrier signals comprising FFT synchronisation circuit for locating a boundary of the guard interval; 5-7,10-24: functions performed by the FFT processor; 8,9,27-35: channel estimation and correction 25,26: BCH decoder
As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. X No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
Remark on Protest  The additional search fees were accompanied by the applicant's protest.  No protest accompanied the payment of additional search fees.

information on patent family members

PCT/US 97/18911

Patent document cited in search report	Publication date	Patent family	Publication
•	l	member(s)	date
EP 0730357 A	04-09-96	NO 960759 A	02-09-96
		SE 9500743 A	02-09-96
US 4300229 A	10-11-81	JP 1496399 C	16-05-89
		JP 55112054 A	29-08-80
•		JP 63046619 B	16-09-88
		JP 1496400 C	16-05-89
		JP 55112055 A	29-08-80
		JP 63046620 B JP 1496401 C	16-09-88
	·	JP 1496401 C JP 55112056 A	16-05-89 29-08-80
		JP 63046621 B	16-09-88
		JP 1478950 C	10-03-89
		JP 56093449 A	29-07-81
		JP 63026575 B	30-05-88
		AU 527333 B	24-02-83
		AU 5563480 A	28-08-80
		CA 1134519 A	26-10-82
EP 0653858 A	17-05-95	JP 7143097 A	02-06-95
		CA 2135970 A	17-05-95
		US 5602835 A	11-02-97
WO 9503656 A	02-02-95	SE 500986 C	17 10 04
WO 2303030 A	02-02-93	SE 500986 C EP 0712555 A	17-10-94 22-05-96
		SE 9302453 A	17-10-94
		US 5652772 A	29-07-97
WO 9624989 A	15-08-96	AU 4015005 A	07.00.06
WO 3024383 A	13-00-90	AU 4915896 A AU 4916296 A	27-08-96 27-08-96
		BR 9607031 A	04-11-97
		CA 2211117 A	15-08-96
		CA 2211803 A	15-08-96
		CZ 9702487 A	17-12-97
		EP 0809898 A	03-12-97
		EP 0808534 A	26-11-97
•		FI 973134 A	06-10-97
		WO 9624995 A	15-08-96
EP 0722235 A	17-07-96	CA 2166599 A	11-07-96

### INT

### N. - SEARCH REPORT

are the repeatent family members

Inter onal Application No PCT/US 97/18911

Patent document cited in search report	≃ublication date	Patent family member(s)	Publication date
EP 0722235 A		JP 8251135 A	27-09-96
EP 0689314 A	27 <b>-</b> 12-95	FI 942876 A	17-12-95